Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What does ADDR[A|B] mean?

Status
Not open for further replies.

cloudz88

Member level 1
Joined
Sep 6, 2007
Messages
35
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,522
ADDR[A|B]<m:0>

i dun realli understand the <m:0>

its from dual port ram...>_<''
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
637
Reputation
1,272
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
wat does this means?

Where did you see that? Can you show us the whole paragraph?
 

rberek

Full Member level 6
Joined
May 23, 2007
Messages
339
Helped
98
Reputation
202
Reaction score
83
Trophy points
1,308
Location
Canada
Activity points
3,910
Re: wat does this means?

If it's from the documentation for the Xilinx memory cores, it is a shorthand way of referring to ports ADDRA[m:0] or ADDRB[m:0].

It gives a variable for the upper index of the bus because that is, of course, configurable by you. ADDRA could be 2 bits wide (m = 1, or [1:0]) or it could be 64 bits wide (m=63, or [63:0])

You probably saw this on a table in the core documentation that has the typical port list for your selected core.

r.b.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top