what do you mean by a slice?

Similar threads

• Z

  What does this error mean when trying to Optimize a PLD design?

  • Started by Zag4cpld
  • Jun 5, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  How do I assign decimal values in verilog?

  • Started by mahesh_namboodiri
  • Jan 31, 2024
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• E

  DSP slices in FPGA

  • Started by engr_joni_ee
  • Apr 3, 2024
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• B

  DE10-Standard reading states of switches by HPS

  • Started by Bruno812
  • Nov 21, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• [SOLVED] AXI burst writes - how is it done by embedded sw developers or what does it mean from the sw point of view?

  • Started by dpaul
  • Jun 1, 2022
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design