Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Source Latency is delay from clock generator to clock pin;
Network Latency is delay from (source)clock pin to all flipflops clock pin
IO latency is delay from (source)clock pin to input and output register..
It will be added with arrival and required time for calculating operating frequency..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
