Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I suppose that this answer is for me because you thought i was questioning your answer,
my answer wasn't an argument to your post,
i gave an answer to the original question and it was actually the same as your answer.
I think the time period of the digital signal should be greater than the sum of hold time, rise time and the tpd (propagation delay) between the input and the output of the FF. (I remember reading this in Timing analysis). Is that what you are asking?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.