Clock to output delay is sum of greater(hold time, clk to Q) and combination delay between Q to output.
I am not sure about the system clock to system clock delay.
Make a search as timing parameter, you will find lots of data and posts regarding this subject.