If you speak about digital design it can be refers to
1-some input changes don’t cause output changes.
2-A false path is a path which cannot be exercised due to Boolean gate conditions.
3-False paths cause pessimistic delay estimates.
False path occurs when there is no propagation of data along that path.
if u have a path which is very much slower than ur clock, even then there may be occurance false path. Paths from master reset signals are often false for a similar reason. Often reset sequences occur over many clock cycles, and it doesn't matter exactly when a particular register is reset.