Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
what do u mean by saying that cmos has lowest noise margin??to the best of my knowledge,it has good noise margin when compared to other families like --TTL ...but,i certainly accept that ECL is best when compared to noise..