Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the differences between std_logic and std_ulogic?

Status
Not open for further replies.

rajakash

Member level 2
Joined
Nov 9, 2006
Messages
53
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,608
hi..

wats the difference b/t std_logic and std_ulogic..
 

Re: difference

std_uolgic is unresolved - i.e don't have resulution function like std_logic.

for eample if 2 sources drive the signal then in std_ulogic its impossible condition while std_logic will resolves the situation as 'x'.
 

Re: difference

std_ulogic isn't recommended, unless you're sure that only one source drives your signal

if not, then you must use std_logic...since it's a resolved type..which means that it has a function that solves the "quarrel" between the values of different driving signals and gives you a final signal value (no need to make your own resolution function)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top