Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are the differences among NORM, SCAN, BIST, JTAG modes

Status
Not open for further replies.

newcpu

Member level 4
Joined
Oct 30, 2005
Messages
77
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,818
Hi,
When doing static timing analysis, there are NORM, SCAN, BIST, JTAG modes. What are the differences among them? Are all the four modes needed?

Best Regards,
newcpu
 

love2read

Member level 2
Joined
Mar 1, 2006
Messages
43
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,518
Depends on your design. If you have scan inserted then you need to check timing for SCAN mode. set case analysis command can help you.
 

linuxluo

Full Member level 6
Joined
Jul 26, 2002
Messages
331
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,514
Re: What are the differences among NORM, SCAN, BIST, JTAG mo

hi,
normallly, yes, it need four mode to STA.
but in these case ,hold violation is most concern becoz these mode run under low frequency.
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
Re: What are the differences among NORM, SCAN, BIST, JTAG mo

NORM
-- Normal mode, should be normal "function" mode.
SCAN
-- Scan mode, internal scan, shift/capture
BIST
-- BIST mode, built-in self-test maybe for Memory
JTAG
-- Boundary scan mode
------------------------------------------------------------------------
What are the differences among them ?

--> They have defined differnet operation modes of the design.
------------------------------------------------------------------------

From the STA's point of view, how many STA runs required depends on your timing constraints. (Especially the clock definition.)

Timing must be MET in these 4 operation modes.
But it does not exactly mean that "4" STA run is needed.

If the timing constraints (clock definition) are well-defined, then
maybe 1 STA run can cover all.
(Of course, timing constraints are very design-depentent.)
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top