I am trying o create a TB for a certain digital design involving LUTs, Adders and memory blocks.
The requirement here is to create self checking TB without a reference model so that it improves reusability and does not require changes in RM for every minor design change.
The requirement here is to create self checking TB without a reference model so that it improves reusability and does not require changes in RM for every minor design change.
A TB should be such that it drives the DUT inputs such that the DUT functionality and stability is verified. A self checking TB should be intelligent enough to decide on the DUT outputs and generate PASS/FAIL status.
Just google 'self checking testbench' and read a couple of articles.
btw- this post should be at the FPGA or ASIC section.
Without some form of model, you cant create a self checking testbench. But a reference model may take one of several forms - it could be mode written in HDL, C, Matlab or any other language. It could be run in the testbench or externally. But without generating some form of expected results, you cannot have a self checking testbench.