Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are multi cycle paths and exceptions with regard to STA?

Status
Not open for further replies.

gunnala

Newbie level 6
Joined
May 25, 2007
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,388
wat are multi cycle paths and exceptions with regard to STA
 

sam536

Full Member level 5
Joined
Jul 4, 2007
Messages
245
Helped
50
Reputation
102
Reaction score
34
Trophy points
1,308
Location
Tokyo
Activity points
3,028
Re: STA

Exceptions are which will over ride the default single cycle path timing analysis in STA.

Exceptions are include False paths , Multicycle path and etc..

Multicycle path is a timing path, which will take more than one single cycle path. It may be due to combo logic present between FFs are more or need to delay the timing signal for some time..STA tools will analyze your setup and hold multipliers accordingly.

Hope you got it..

Regards,
Sam
 

gliss

Advanced Member level 2
Joined
Apr 22, 2005
Messages
692
Helped
75
Reputation
150
Reaction score
16
Trophy points
1,298
Activity points
5,892
STA

Mutlicycle paths are signal paths that require more than one clock cycle to propagate. You specify to the STA tool how many clock cycles you want to allow the path to get from the source clock edge to the destination clock edge.
 

vishalkatba

Newbie level 6
Joined
Sep 18, 2006
Messages
14
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,399
Re: STA

exception is mainly include false path and multi cycle path.
false path are set for any logic which not required to analyse timing.
and multicycle path is that path which required more than one cycle compare to launch clock to execute its function
 

vlsichipdesigner

Full Member level 2
Joined
May 9, 2007
Messages
134
Helped
16
Reputation
32
Reaction score
9
Trophy points
1,298
Location
India
Activity points
2,367

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
206
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
STA

multicycle paths genearally requiers more time than a cycle to satisfy the setup and hold conditions ,because of large combo between the flops
false paths generally to avoid from the STA , like a path whose launch and capture of the data done by diff clocks
 

alok_msh

Junior Member level 3
Joined
May 1, 2007
Messages
27
Helped
10
Reputation
20
Reaction score
4
Trophy points
1,283
Activity points
1,429
Re: STA

Raju,

If launch and capture of the data done by diff clocks the path would be false path and not multicycle path. Multicycle path is For Example a slow memory access where memory access time is more then one clock
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top