Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
min pulse width checks are done on sequential elements pins like clear and clock.
When FLOP recieves the clock and it has to propagate d to q it has to meet min pulse width requirement in clock pin of FLOP
report_min_pulse_width on interested pin in PT will get you the required information
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
