Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
clock gating enable is a signal to stop the clock propagation, so basicly, if you used a AND gate with one input connected to the clock and the second input connected to this clock enable, you will stop the clock (not the cleanest way)
Clock gating cells(ICG) are basically a negedge latch plus AND gate. Lets say "enable" is the signal used to gate the clock "clk". Then the "enable" signal will latched by the ICG on "clk"'s negative edge. If enable has changed from 1 to 0 on the posedge of "clk", then ICG would have latched '0' on the negedge of "clk" (i.e. half clock shifted). Output of this latch will be used by the AND gate to stop the "clk". This makes sure that there is no glitch on the gated clock.
Now path from the flops where "enable" is generated till the "EN" port of the ICG cell is the "clock gating path". Note "enable" will be typically generated from "clk"'s posedge. So this timing path will be "half cycle path". This is a true path and should be met.