Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what are clockgating paths

Status
Not open for further replies.

huckle189

Newbie level 5
Joined
Jun 22, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
Newbie question:

What are clockgating enable paths? Are these real or false? Can you explain with example?

Thanks,
 

rca

Advanced Member level 5
Joined
May 20, 2010
Messages
1,507
Helped
355
Reputation
710
Reaction score
330
Trophy points
1,363
Location
Marin
Activity points
8,646
clock gating enable is a signal to stop the clock propagation, so basicly, if you used a AND gate with one input connected to the clock and the second input connected to this clock enable, you will stop the clock (not the cleanest way)
 

cheryl0216

Newbie level 2
Joined
Jun 21, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
When u do primetime, you can use set case analysis to test the path sometime.
 

softguru

Newbie level 2
Joined
Sep 19, 2006
Messages
2
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,295
Clock gating cells(ICG) are basically a negedge latch plus AND gate. Lets say "enable" is the signal used to gate the clock "clk". Then the "enable" signal will latched by the ICG on "clk"'s negative edge. If enable has changed from 1 to 0 on the posedge of "clk", then ICG would have latched '0' on the negedge of "clk" (i.e. half clock shifted). Output of this latch will be used by the AND gate to stop the "clk". This makes sure that there is no glitch on the gated clock.

Now path from the flops where "enable" is generated till the "EN" port of the ICG cell is the "clock gating path". Note "enable" will be typically generated from "clk"'s posedge. So this timing path will be "half cycle path". This is a true path and should be met.
 

dftrtl

Banned
Joined
Feb 1, 2011
Messages
347
Helped
76
Reputation
152
Reaction score
74
Trophy points
1,308
Location
Bangalore
Activity points
0
paths on to clock gating cell are real.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top