Wellbody layer in tsmc

Status
Not open for further replies.
S

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
430
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,496
For tsmc180, the nmos transistor layout has a layer of wellbody. There is no information on this layer from its design rule. Is it just a dummy layer? Thanks.
 

Could mean the p-substrate of the wafer, or - more likely because of its name - the p-substrate (= p-body) of an isolated p-well in n-well.
 
shanmei said:
For tsmc180, the nmos transistor layout has a layer of wellbody. There is no information on this layer from its design rule. Is it just a dummy layer? Thanks.
Click to expand...

If it's not in the design rules I'd look again, try looking for the GDS number or contact the tsmc support./
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…