Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

wat is cell timing and how take the cell timing to the LIB?

Status
Not open for further replies.

onlymusic16

Full Member level 2
Joined
Sep 19, 2007
Messages
129
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
1,959
Re: wat is cell timing and how take the cell timing to the L

Do you mean .lib contents?

Read out more on the propagation delay and transition times.

In short, You have a circuit. you simulate and find the delay numbers by applying a range of slew values at its input pins and a range of load values at its output pins. This is in the form of matrices inside the .lib file.

Is this what you wanted to know?
 

au_sun

Full Member level 2
Joined
Aug 5, 2004
Messages
147
Helped
15
Reputation
30
Reaction score
4
Trophy points
1,298
Activity points
1,184
Cell timings consist of
1. Propagation delay from the Input to the output pins, for various load capacitance and various input transition.
2. Output Transition time for various load capacitance and various input transition.

And also setup time and hold time for Flipflop .

these timing values are entered in a defined format called Liberty or any other format such as ALF.
 

shavakmm

Member level 4
Joined
Oct 6, 2007
Messages
75
Helped
9
Reputation
18
Reaction score
6
Trophy points
1,288
Location
Bangalore
Activity points
1,707
Re: wat is cell timing and how take the cell timing to the L

standard cell characteristics are provided by fab vendor in the form of library
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top