Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

want to learn asic, how to begin

Status
Not open for further replies.

fpga123

Junior Member level 1
Joined
Dec 23, 2003
Messages
19
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
166
learn asic

now i am finishing one design verification on FPGA.
i want to go on with this ASIC design.

somebody could tell me, how to begin it!?
what is the design flow? which tool is used?

thx!

green hand
 

Design verification for ASIC & FPGA are not much different..... ya may be if you are considering SoC (System) level verification...becoz people use HVLs like vera /specman for big ASIC verifications ....
 

You should think:

DFT: DFT Compiler or DFTAdvantage

ATPG: TetraMAX or Fastscan

STA: PrimeTime

SI: PT-SI, Celtic

IR DROP: VoltageStorm

And many others!

wang1
 

U should get the library of the factory in which your ASIC will produce.
 

For front end, FPGA is not much different from ASIC design. However much different for back end.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top