Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

vlsi cell characterization

Status
Not open for further replies.

utmseng

Junior Member level 2
Joined
May 22, 2001
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
AZ
Activity points
240
I wish to use Hspice to find setup and hold time of my DFF.

I use the bisection method, as suggested by the manuals. For my positive edge clock, active high input and output DFF circuit, the simulation waveform shows that the data signal falls before the clock rising edge (seems to violating the hold time constraint). Why is it so?

Is it because my DFF is having negative hold time?

Can any one provide me with examples of hspice script to find the setup and hold time?

Thanks!
 

wxy214

Newbie level 6
Joined
May 10, 2002
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
20
cell characterization!

help!

how can I use hspice to calculate the setup time and hold time for DFF or Dlatch?

if I get delay information(tr tf tplh tphl Tsetup Thold) about digital standard cells, how can I add them to cell library, thus in cadence composer environment, I can run verilog_XL simulation!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top