Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Virtex-IIP PowerPC Simulation

Status
Not open for further replies.

mami_hacky

Full Member level 6
Joined
Mar 28, 2002
Messages
337
Helped
18
Reputation
36
Reaction score
11
Trophy points
1,298
Location
Some where
Activity points
3,428
any one has has any experiance with simulating a design, which uses Virtex-IIP's powerPC uProcessors?
Can any one describe me what are smart models, and what is SWIFT? and if I need Synopsys Model Compiler for my functional simulations?
 

simon2kk

Member level 1
Joined
Nov 21, 2001
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
211
As far as I know, the simulation for the embedded PowerPC core can be done using Virtex-II pro developer's kit.
It includes the swift model for the PowerPC and associated gnu gcc compiler.
You can simulate using Modelsim.
But, Xilinx is still developing the tool and is in alpha version.

Simon2kk
 

mami_hacky

Full Member level 6
Joined
Mar 28, 2002
Messages
337
Helped
18
Reputation
36
Reaction score
11
Trophy points
1,298
Location
Some where
Activity points
3,428
Then can any one describe what is core connect? Do I need it to performe simulations?
 

simon2kk

Member level 1
Joined
Nov 21, 2001
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
211
CoreConnect is the bus standard from IBM.
In Xilinx tool, it is designed as Soft IP which means that it uses the CLB (or Slice in Virtex-II pro) on FPGA.
You can instantiate and simulate it for PowerPC core or MicroBlaze processors.

simon2k
 

simon2kk

Member level 1
Joined
Nov 21, 2001
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
211
Hello, mami_hacky.

I did not answer your question.
Regarding the question whether you have to use CoreConnect or not,
it is up to you.
CoreConnect is the optional bus for PowerPC and Microblaze.
If you need your own bus, you can design and use it on V-IIpro.
Of course, it is much easier to use an available bus like CoreConnect.

simon2kk
 

Ohh

Member level 2
Joined
May 31, 2001
Messages
50
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
440
SWIFT is a quasi-industy standard proposed by Synopsys about 10 years ago. Using SWIFT, IP developers can compile the HDL model of their IP cores into a binary (encrypted) model which can be simulated with other HDL models using HDL simulators that support SWIFT, e.g. ModelSim and many other tools.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top