casual3_2002
Advanced Member level 4
Can anyone post some links to the mixed mode VHDL/verilog simulation and synthesis documents? I need to use a VHDL IP in a verilog environment, I'd like to know how to instantiate the VHDL IP in our verilog code for simulation and synthesis. Thanks a lot!