The closest approximation is an interface, but I haven't run across any vendor tools that support it for synthesis. For simulation purposes it seems to be supported by the big vendors.
SystemVerilog has structures, which are synthesizable by most tools that claim support for SystemVerilog. Interfaces are also part of SystemVerilog, and are synthesizable as well, but they are not data types like a structure is.