Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Vhdl real vs Verilog real

Status
Not open for further replies.

xlynx3

Newbie level 3
Newbie level 3
Joined
Feb 22, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,305
Hi,

I'm trying VHDL real valued modeling of analog blocks (analog ports as VHDL real) for digital simulation purpose only.

I'm wondering that, is there any difference between Verilog real and VHDL real. I'm saying this because, the real valued modeling equivalance of VHDL real is shown as Verilog AMS wreal in some documents.

Any comments?

Thanks in advance & Best Regards..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top