VHDL coding for efficient FPGA slices Utilization

Status
Not open for further replies.

chaitu2k

Member level 3
Joined
Apr 27, 2004
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
501
vhdl slices

Hi all

does anyone have documents or tutorials realting to VHDL design for area (FPGA) i.e efficient slice utilization coding or how the code infers Slices, LUTs, CLBS etc....i need to learn how to code so as to optimize for area.........

thanks
 

fpga slice utilization

enormous resources r available at xilinx web itself.
www.xilinx.com
go thrg the application notes for slice utilization.
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…