Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL coding for efficient FPGA slices Utilization

Status
Not open for further replies.

chaitu2k

Member level 3
Joined
Apr 27, 2004
Messages
55
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
501
vhdl slices

Hi all

does anyone have documents or tutorials realting to VHDL design for area (FPGA) i.e efficient slice utilization coding or how the code infers Slices, LUTs, CLBS etc....i need to learn how to code so as to optimize for area.........

thanks
 

Renjith

Full Member level 3
Joined
Jan 3, 2005
Messages
173
Helped
15
Reputation
30
Reaction score
6
Trophy points
1,298
Location
India
Activity points
1,710
fpga slice utilization

enormous resources r available at xilinx web itself.
www.xilinx.com
go thrg the application notes for slice utilization.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top