Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VHDL and Verilog which one you use more often?

VHDL and Verilog which one you use more often?

  • VHDL

    Votes: 0 0.0%
  • Verilog

    Votes: 0 0.0%
  • Others

    Votes: 0 0.0%

  • Total voters
    0
Status
Not open for further replies.

always@smart

Full Member level 4
Joined
Feb 8, 2002
Messages
195
Helped
14
Reputation
28
Reaction score
7
Trophy points
1,298
Location
ASIA
Activity points
2,027
Which HDL is the most Popular?

We all curious about which HDL is prefered by the engineers in the world.

Best Regards. :roll:
 

mrsenko

Newbie level 1
Joined
Jan 27, 2003
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
8
I use VHDL almost all the time and sometimes Verilog when the project
has been started using Verilog.
 

always@smart

Full Member level 4
Joined
Feb 8, 2002
Messages
195
Helped
14
Reputation
28
Reaction score
7
Trophy points
1,298
Location
ASIA
Activity points
2,027
Please Vote!!

120 view only 15 vote. :cry:

BEST REGARDS
 

ze_dib

Member level 5
Joined
Jan 6, 2003
Messages
80
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
France
Activity points
1,122
In French engineering school, VHDL is preferred

Toto2001
 

Phytex

Member level 4
Joined
Dec 16, 2001
Messages
73
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
598
Germany

In germany schools VHDL is preferred. But they teach also Verilog because the most tools use a Verilog output!
Big german companys like infineon are also using Verilog, but in military research the most using VHDL.

Phytex
 

mystery

Full Member level 2
Joined
May 9, 2001
Messages
124
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Location
Turkey
Activity points
825
Generally vhdl is used for synhtesis , verilog is used for simulation
 

brass

Junior Member level 2
Joined
Nov 29, 2002
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
110
how about companes in north america?
which hdl is more popular?
 

zcq

Advanced Member level 4
Joined
Jul 14, 2001
Messages
102
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
619
I like VHDL more when simulation.
 

mariaR

Advanced Member level 4
Joined
Feb 28, 2003
Messages
110
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
697
If you do ASIC, more likely you use Verilog
If you design FPGA, more likely you use VHDL
 

eda_wiz

Advanced Member level 2
Joined
Nov 7, 2001
Messages
654
Helped
57
Reputation
114
Reaction score
29
Trophy points
1,308
Activity points
6,195
I use VHDL.. But I heard Verilog is easier

rgds
 

anerwa

Newbie level 1
Joined
Mar 22, 2003
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,280
Activity points
10
I use Verilog .. But I study Vhdl is easier
 

rx300

Member level 3
Joined
Mar 2, 2002
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
650
SystemVerilog has been stealing features from VHDL

I went to a SystemVerilog tutorial a few days ago presented by Synopsys guys. It looks like the SystemVerilog developers have been stealing features from VHDL all over the place -- configuration, multi-dimensional array, pointer, record ... You name it. Almost every nice feature VHDL has that Verilog lacks, they copy it and put it in SystemVerilog. Their purpose is very clear -- one language for both design and verification (SystemVerilog also "borrowed" features from Vera). I'm wondering what these guys are trying to do. Instead of beefing up Verilog, why don't they make their synthesis tool understand VHDL better.

In US, there is this misconception that Verilog is a better choice for ASIC design. What people don't realize is, Verilog is fairly loose while VHDL is strongly typed. Using Verilog, you gotta have a good lint tool to do the design diagnosis upfront. This is almost an extra step in the design flow. With VHDL, most errors can be found during compling. There is little effort needed to do linting. Also, Verilog is a very poor language in terms of verification. You can't even use it for verification. Then you end up buying fancy tools to do the verification -- Specman, Vera etc.. Wouldn't that complicate the whole design flow? Now a designer has to deal with several languages and several tools to just get a piece of code done.

I guess the industry always goes in a direction that maximizes the pockets of the CEOs at the EDA companies. Considering the depressed job market in US, maybe we should all start promoting Verilog -- you gotta hire more people, hire more verification consultant to get the same job done. That may be a good thing for all of us in this industry.

rx300
 

xdlou

Junior Member level 2
Joined
Feb 8, 2002
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
0
in company verilog is the main
but in school we learned vhdl
 

huntmine

Junior Member level 3
Joined
Mar 7, 2002
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
220
but we don't write much vhdl in school
 

mengxy

Junior Member level 1
Joined
May 19, 2002
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
59
For Verilog is C-like, it is very flexible, So I choose Verilog.
 

felixcheng

Newbie level 4
Joined
May 29, 2003
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
34
i am using verilog

iam useing verilog now,because my parters all use verilog
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top