Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As testbench is simply considered a top level for the Design Under Test, then you can use a Verilog testbench to test a VHDL component. This is done by instantiating the VHDL component inside the Verilog testbench the same way you instantiate a verilog block. Just make sure that you environment supports mixed-language designs.
yes u can do that, becoz we actually take the instantiation of the class that is given in testbench. it does not matter when u are instantiating any entity or module.
Ya we can do that.
For that instantiation of VHDL model has to be done in verilog test bench.
You need to read the documentation of the perticular simulation tool before simulation.
Modelsim u can go through the chapter called Mixed mode simulation
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
