Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As testbench is simply considered a top level for the Design Under Test, then you can use a Verilog testbench to test a VHDL component. This is done by instantiating the VHDL component inside the Verilog testbench the same way you instantiate a verilog block. Just make sure that you environment supports mixed-language designs.