Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog testbench for GPU Pipeline

Status
Not open for further replies.

futuredreamer

Newbie level 4
Joined
Jul 18, 2010
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ismailia, Egypt
Activity points
1,319
Hello,
I'm working on implementing simple GPU pipeline using Verilog, I need any help to generate the Stimulus to test my design. My expectation is to find anything that can transform simple picture to vertices to be loaded in the Vertex Shader and take the output from the whole pipeline to this tool again to regenerate the Picture, I don't know whether I'm right or not, Please I need some help
Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top