jmountney
Newbie level 2
Can someone please help with the behavior of the following verilog code? I am not familiar with the " : " operation folowing an " always begin " statement. Is this some form of a conditional? Thank you.
Code:
always
begin : x
@(s);
begin
........ SOME CODE .....
end
end
Last edited: