verilog simulation in cadence

Status
Not open for further replies.
S

swapna julakanti

Newbie level 4
Joined
Aug 27, 2015
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
47
guys please help
how to write and simulate verilog code in cadence?
thanks in advance
 

Hi

you can use "ncverilog" for simulation and to see waveform you can use "simvision".

If you need any information please check cadence documents.

thanks
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…