[SOLVED] verilog set parameter to a module

beginner_EDA · Jun 20, 2019

Hi,
I came across following generated code from vivado:

Code Verilog - [expand]
1
2
3
4
5
6
(* EXAMPLE_SIMULATION = "1" *) 
  (* SIM_SPEEDUP = "FALSE" *) 
  some_ip some_ip_inst(
 .a(a),
.b(b)
 );

I know to set parameter inside module we use this way:
some_ip

Code Verilog - [expand]
1
2
3
4
5
6
7
8
#(
        .EXAMPLE_SIMULATION  (1), 
        .SIM_SPEEDUP ("FALSE")
       )
    some_ip_inst(
 .a(a),
.b(b)
 );

or use defparam to overreide :
defparam hierarchical_path = paratemter value;

but I didn't understand which kind of syntax is this?

Code Verilog - [expand]
1
2
(* EXAMPLE_SIMULATION = "1" *) 
  (* SIM_SPEEDUP = "FALSE" *)

can anybody explain it?

ads-ee · Jun 20, 2019

The (* some_attribute = some_value *) are for synthesis attributes. Though in this case the attributes don't look like synthesis attributes, they must be custom attributes. They certainly don't show up as attributes in the synthesis guide.

[SOLVED] verilog set parameter to a module

beginner_EDA

Full Member level 4

ads-ee

Super Moderator

Similar threads

Code Verilog - [expand]
1 2 3 4 5 6	(* EXAMPLE_SIMULATION = "1" ) ( SIM_SPEEDUP = "FALSE" *) some_ip some_ip_inst( .a(a), .b(b) );

Code Verilog - [expand]
1 2 3 4 5 6 7 8	#( .EXAMPLE_SIMULATION (1), .SIM_SPEEDUP ("FALSE") ) some_ip_inst( .a(a), .b(b) );

[SOLVED] verilog set parameter to a module

beginner_EDA

Full Member level 4

ads-ee

Super Moderator

Similar threads

Privacy & Transparency

Privacy & Transparency