I believe you can do that in Verilog simulators.
However, I doubt that any RTL synthesis tool would accept it without some kind of error or simulation mismatch warning, because it does not match any of the expected RTL templates for inferring sequential devices (latches or flops).