[SOLVED] Verilog Selective Synthesis, Advise on Code Structure

Status
Not open for further replies.
D

dipin

Full Member level 4
Joined
Jul 16, 2014
Messages
223
Helped
14
Reputation
28
Reaction score
14
Trophy points
18
Activity points
1,731
hi,

i had designed three modules(using verilog) and make it together using a wraper.
example

module top()

::::::::::::
:::::::::::

A uut();

B uut();

c uut();

endmodule

after this, when i synthesis the top module , i need only MODULE A to get synthesized and not B and C. then next time only B not A and C
is there any way to do this.

thanks & regards
 
Last edited:

U can use an `ifdef while instantiating the modules.
 
Reactions: dipin

    D

    dipin

    Points: 2
    Helpful Answer Positive Rating
HI,
`define B
module top()

::::::::::::
:::::::::::
`ifdef A
A uut();
`elsif B
B uut();
`elsif C
C uut();
`endif
endmodule

hi i have selected like this and now its working. but got a problem. i am not able to synthesis it?
anybody know how to solve this
thanks in advance
 
Last edited:

By any chance are you keeping the define name same as the module name? Please post the error?
 
Reactions: dipin

    D

    dipin

    Points: 2
    Helpful Answer Positive Rating
hi,
thanks sarath, its solved.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…