Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

verilog or vhdl coding need for power gating in mtcmos

Status
Not open for further replies.
S

saraswathymam

Newbie level 1
Joined
Jan 26, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
i am searching coding for power gating in mtcmos,please anyone help me?
 

Well the power features (gating, Level shifter...) are usually implemented via UPF or CPF dependent of the simulations & backend tools you have.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top