Verilog HDL - Tutorial Recommendations

bigdogguru · Jun 16, 2011

Logic Levels Within Verilog
0 - logic zero, false condition

1 - logic one, true condition

x - unknown logic value

z - high impedance

**broken link removed**

bigdogguru · Jun 17, 2011

Let's assume that we have a design which requires us to have counters of various width, but with the same functionality. Maybe we can assume that we have a design which requires lots of instants of different depth and width of RAMs of similar functionality. Normally what we do is creating counters of different widths and then use them. The same rule applies to the RAM we talked about.

But Verilog provides a powerful way to overcome this problem: it provides us with something called parameter; these parameters are like constants local to that particular module.

Verilog Parameterized Modules

sanju_ · Jun 30, 2011

**broken link removed**
Verilog Tutorial
**broken link removed**
**broken link removed**

sanju_ · Jul 13, 2011

Table of Contents

Verilog HDL - Tutorial Recommendations

bigdogguru

Administrator

bigdogguru

Administrator

sanju_

Full Member level 3

sanju_

Full Member level 3

Similar threads

Verilog HDL - Tutorial Recommendations

bigdogguru

Administrator

bigdogguru

Administrator

sanju_

Full Member level 3

sanju_

Full Member level 3

Similar threads

Privacy & Transparency

Privacy & Transparency