Dino1400
Full Member level 1
Hi, I have a Verilog code that wrote using ModelSim now I need to do the layout of the controller, I tried to use K-maps but it gets very complicated due the number of sates and inputs. Any idea in how to generate the logic circuit design (gates and flip-flops) without doing K-maps just from the Verilog code