verilog code for following circiut?? help me!!!!!!!

Status
Not open for further replies.

harinisas

Newbie level 6
Joined
Feb 28, 2012
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,372
hi i am writing a code for a circuit where the input to the 16 bit carry look ahead adder is output of the d flipflop and input to the flipflop is output of the adder its like a loop when i am writing the code i am unable to see the output so please help me its urgent i want the code in verilog.
 

Attachments

  • cirut.jpeg
    8.9 KB · Views: 114
  • check.jpeg
    11 KB · Views: 112
Last edited:

Hiiii harinisas,
If u cant see the output in waveform then there might be a combinational loop.... so checkout for these...
> I will give an example if declare a,b as wire's let 'c' be some other variable...
>> assign a = c & b ;
>> assign b = c | a ;
>> assign a = a & b;
If u see in the above assignments there is a loop as they goes on changes irrespective of clock and this creates a loop.... so check for these kind of loops...
 

There is a problem with your image in the first post, it can't be opened.
Please upload it again.
 

code for the circuit help me!!!!!!!1

hi i am writing a code for a circuit where the input to the 16 bit carry look ahead adder is output of the d flipflop and input to the flipflop is output of the adder its like a loop when i am writing the code i am unable to see the output so please help me its urgent i want the code in verilog. and the inverter should give me output when i enable a signal and also reset the adder. help me its urgent.
 

Attachments

  • check.jpeg
    11 KB · Views: 125
  • cirut.jpeg
    8.9 KB · Views: 118

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…