Non AMP

verilog code for dpll for manchester decoding

Thread starter ali_bukhari
Start date Apr 21, 2010

Status: Not open for further replies.

Apr 21, 2010

#1

A

ali_bukhari

Newbie level 6

i need to a verilog code for dpll(digital phase lock loop) inorder to implement decoder for 1553 b bus can sm1 help me with this

Status: Not open for further replies.

Similar threads

C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- Tuesday at 8:39 PM
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
E
The question for Verilog math question
- Started by EDA_hg81
- Sep 8, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
[SOLVED] Please help for Data transferring between Verilog Modules
- Started by EDA_hg81
- Aug 12, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design