Verilog assignment query

Status
Not open for further replies.

vcnvcc

Full Member level 2
Joined
Jul 21, 2006
Messages
132
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,210
Input [3:0]Flow;

assign {a_flow, b_flw, c_flow} = { flow[‘a_flow], flow[`b_flow], flow[‘c_flow] };

I donot understand it – can you please help

Does it mean


assign {a_flow, b_flw, c_flow} = flow[3], flow[2], flow[1]
OR
assign {a_flow, b_flw, c_flow} = flow[2], flow[1], flow[0]


Thanks
 

You forgot to show the definition of macros a_flow, b_flow, c_flow. Looking at it, you can probably answer the question yourself.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…