Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog A model for dc dc converter

Status
Not open for further replies.

ouij

Newbie level 4
Joined
Jun 12, 2017
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
50
Hello,

Can anyone tell me the first step to do to write the state space average model of a boost smps in verilog A?
 

The first step would be to determine the transfer function(s)
you want to emulate. VIN to VOUT, IOUT to VOUT, IOUT to
IIN for DC, then add the loop dynamics for output frequency
response and HF PSRR....

Coding comes later, although perhaps you'd like to get the
shell working with arbitrary transfer functions.

I'd bet Mr. Googlez would turn up more than a few scholarly
papers on this. Maybe designersguide.org is still in the
business of housing veriloga contrib stuff.
 
  • Like
Reactions: ouij

    ouij

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top