the most organized attempt to verification constructs in pure VHDL/Verilog is the OVL library: https://www.accellera.org
However, it seems that accellera has chosen not to promote the VHDL implementation but only the SystemVerilog OVL. I believe it is not expected to see any revision on the VHDL OVL implementation (dates back to 2003).