Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Variable Data Rate transcievers

Status
Not open for further replies.

gilbertomaldito

Full Member level 3
Joined
Aug 21, 2006
Messages
159
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,298
Activity points
2,385
Hi everybody,

I am currently designing a transciever chip with receives/transmits variable datarate signals. I am having problems on how to implement the 16-bit serializer and deserializer part. I am doing it in full custom design. Normally, I use multiphase DLL to clock the serializer and deserialier. However, I dont know how to do it on variable data rate signals.
please help :(

--andrew
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top