Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

v2s command problem (verilog to spice)

Status
Not open for further replies.

mehran1367

Member level 3
Member level 3
Joined
May 7, 2013
Messages
65
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,677
i used this command

v2s netlist.v -o design.sp

when i used this. there are lots of module that were not defined. where is the problem?

here is the report
** module NOR2XL is not defined, line 3027

help
 

By it's working principle, v2s must be used together with a standard cell library.

how can i get this library?. maybe i have but i dont know. can you name one?

- - - Updated - - -

how can i get the library?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top