Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Using I/O assignment file and instantiating PADs in RTL.

Status
Not open for further replies.

dw_man

Junior Member level 3
Joined
Aug 7, 2013
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
188
I am trying to create an I/O assignment file to define the locations of my I/O pads. I don't have any PADs defined yet so I understand I should do this at RTL level in a top-level file.

My question is how do I know what cells to instantiate in my VHDL file? Do I use one of the PADs from the IO lef file, if so which ones? I have already defined the power/ground/corner pads, I just need the regular I/O pads. In my lef file I have macros such DI_P, DI_G, DI_BTB_G.
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
328
Trophy points
1,363
Location
Marin
Activity points
8,522
You need to go through the documentation and your specification to match the pad you need for your chips.
The pad could be instantiate every where in the chip not only at the top-level file.

- - - Updated - - -

The instantiation of the cell name must match the name in LEF/LIB file, to be replace during the synthesis by the liberty model, and during the simulation you need to compile the rtl model provided with your pad.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top