Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

using a non-clock signal for edge trigger

Status
Not open for further replies.

anthonius

Newbie level 1
Joined
Aug 14, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
I know that it is not advisable to use gated clock partly because of glitches caused by other changing signals.
I am curious to know if glitches can happen when I take the edge of a non-clock signal(let's say, output of combinational logic) to trigger some event. If there is a problem, how do I avoid it when using edge triggering? Thanks!
 

kalyansrinivas

Advanced Member level 4
Joined
Jul 7, 2007
Messages
100
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,298
Activity points
1,910
Try to latch the output of combinational block on the negative edge of clock and than multiply by clock this removes the glitches .Test it
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top