In multi-million gates SoC designs, gated clock is almost mandatory. It custs down power significantly. Without clock gating, the chip will definitely melt.
Clock enable is basically a mux where one input is feedback. The flops in Xilinx devices already have this mux built in. It's natural to take advantage of it.