Non AMP

USB 2.0 core implementation on FPGA

Thread starter arpith
Start date Feb 6, 2006

Status: Not open for further replies.

Feb 6, 2006

#1

A

arpith

Newbie level 4

fpga usb core

hi,

can anybody pls help me to implement USB 2.0 core on FPGA... its for a project... kindly reply soon.... thanq

Feb 6, 2006

#2

P

petarpav

Full Member level 5

usb fpga core

hi. Look here:
\https://www.opencores.com/browse.cgi/by_category

Best Regards.

Status: Not open for further replies.

Similar threads

N
usb host controller on fpga
- Started by nawel
- Oct 15, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
S
PLL implementation through FPGA
- Started by sushl
- Dec 6, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
Neural network Equalizer on FPGA
- Started by Sarvanisatya00
- Aug 26, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design