Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Urgent !!! Regarding Output of FPGA Alteral DE2 board

Status
Not open for further replies.

LF_LF

Member level 1
Joined
Nov 15, 2009
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,676
Well, this is continued for my last post. I just want to show the output clock result for the TXS0108E.
It is very sensitive and this is the clearest that i able to capture. Most of the time it is accompanied with lot of noise.
The increment from 3.3V to 5V is achieved with some offset.Well, i don't know why and where the offset from. The waveform from DE2 GPIO pin is almost the ideal case without the connector on it but it changed with some offset and noise whenever i connect a connector into it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top