Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
what a coincidence. I read a book yesterday. it has some chapters focus on low power flip flop, such as double edge trigger, low input cap on clock signal, and etc. It's name is "Low power CMOS Circuits technology: Logic Design and CAD Tools".
there are several low power optimization strategies for flip-flop. some of them are not very practical, depending on your design. maybe you should provide more information about your goal, like clock tree power, leakage power, speed requirement.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.