Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

typos in intel's pc sdram spec.?

Status
Not open for further replies.

qjlsy

Member level 3
Joined
Apr 26, 2004
Messages
63
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
653
spec. said self refresh exit and power down exit need cs# high. Maybe here cs# is low? I think these 2 cases exit is just depending on CKE, not the combination of CS and CKE.

Is there a typo or do I comprehend wrongly?

Thanks a lot!
 

Sdr exit from refresh depend on CKE only. However, it must stay at IDLE status after exit refresh, so, CS# must stay at high.
 

I got it later. But still thanks! :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top