Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Synthesis attributes for Verilog HDL and VHDL are also commonly called pragmas. These attributes are not standard Verilog HDL or VHDL commands; synthesis tools use
attributes to control the synthesis process in a particular manner. Attributes always apply to a specific design element, and are applied in the HDL source code.
The attribute you specified may control the width of the signal and set it to a width of '1'.