Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

TX_DATA_WIDTH of GT_FIBRE_CHAN_INST attribute

Status
Not open for further replies.

beba001

Newbie level 4
Joined
Apr 5, 2007
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,308
Hi.
What mind this code in verilog:

// synthesis attribute TX_DATA_WIDTH of GT_FIBRE_CHAN_INST is "1"


Thanks for your help.
 

edawflee

Newbie level 6
Joined
Apr 7, 2005
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hong Kong
Activity points
1,420
Re: Verilog code

It is actually not related to Verilog HDL language. It is a constraint attribute for logic synthesis especially Xilinx FPGA XST synthesis.

You can search the style of entering the constraints from attached doc.
 

vlsi_whiz

Full Member level 4
Joined
Nov 12, 2005
Messages
216
Helped
49
Reputation
98
Reaction score
24
Trophy points
1,298
Location
Penang
Activity points
3,139
Re: Verilog code

Synthesis attributes for Verilog HDL and VHDL are also commonly called pragmas. These attributes are not standard Verilog HDL or VHDL commands; synthesis tools use
attributes to control the synthesis process in a particular manner. Attributes always apply to a specific design element, and are applied in the HDL source code.

The attribute you specified may control the width of the signal and set it to a width of '1'.
 

    beba001

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top